EE 330 Lecture 19

Bipolar Device Operation and Modeling

Fall 2024 Exam Schedule

Exam 1 Friday Sept 27 Exam 2 Friday October 25 Exam 3 Friday Nov 22 Final Exam Monday Dec 16 12:00 - 2:00 PM

Review from last lecture

TABLE 2B.1 Process scenario of major process steps in typical n-well CMOS process^a

Metal Mask Review from last lecture

A-A' Section

B-B' Section

Review from last lecture

Should now know what you can do in this process !!

Can metal connect to active?

Can metal connect to substrate when on top of field oxide?

How can metal be connected to substrate?

Can poly be connected to active under gate?

Can poly be connected to active any place?

Can metal be placed under poly to isolate it from bulk?

Can metal 2 be connected directly to active?

Can metal 2 be connected to metal 1?

Can metal 2 pass under metal 1?

Could a process be created that will result in an answer of YES to most of above?

How does the minimum-sized inverter delay when driving an identical device compare between a 0.5u process and a 0.18u process?

How does the minimum-sized inverter delay when driving an identical device compare between a 0.5u process and a 0.18u process?

$$
C_{IN} = C_{GSn} + C_{GSp}
$$

$$
\begin{array}{l} t_{HL}\!\!=\!\!R_{PD}C_{IN} \\ t_{LH}\!\!=\!\!R_{PU}C_{IN} \\ t_{PROP}\!\!=\!\!t_{HL}\!\!+\!\!t_{LH} \end{array}
$$

How does the minimum-sized inverter delay when driving an identical device compare between a 0.5u process and a 0.18u process?

It will also be shown later that if n inverters are connected in a loop and if n is odd, this will form a "ring" oscillator:

RUN: T91T TECHNOLOGY: SCN05

Run type: SKD

VENDOR: AMIS FEATURE SIZE: 0.5 microns

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: American Microsystems, Inc. C5

MOSIS WAFER ACCEPTANCE TESTS

RUN: T4BK (MM_NON-EPI_THK-MTL) TECHNOLOGY: SCN018

VENDOR: TSMC FRATURE SIZE: 0.18 microns

INTRODUCTION: This report contains the lot average results obtained by MUSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018_TSMC

D1024_THK (31-stg,3.3V)
DIV1024 (31-stg,1.8V) 0.07 uW/MHz/gate 0.02 uW/MHz/gate How does the minimum-sized inverter delay compare between a 0.5u process and a 0.18u process?

Assume n-channel and p-channel devices with L=Lmin, W=1.5Lmin

$$
R_{\rho d} = \frac{L_n}{\mu_n C_{ox} W_n (V_{DD} - V_{TN})}
$$

$$
R_{\rho u} = \frac{L_p}{\mu_n C_{ox} W_n (V_{DD} + V_{TP})}
$$

$$
C_{L}=C_{OX}\left(W_{n}L_{n}+W_{p}L_{p}\right)
$$

Note 0.18u process is much faster than 0.5u process Some scale even faster

Basic Devices and Device Models

- Resistor
- Diode
- Capacitor
- MOSET \bullet BJ

Lets pick up a discussion of Technology Files before moving to BJT

Return to basic devices !

Basic Devices and Device Models

- Resistor
- Diode
- Capacitor
- MOSFET

Bipolar Junction Transistors

- Operation
- Modeling

Carriers in Doped Semiconductors

n-type

p-type

Carriers in Doped Semiconductors

Carriers in electrically induced n-channel are electrons

Carriers in electrically induced p-channel are holes

Carriers in MOS Transistors

Carriers in channel of MOS transistors are Majority carriers

With proper doping and device sizing these form Bipolar Transistors

In contrast to a MOSFET which has 4 terminals, a BJT only has 3 terminals

Consider npn transistor – Forward Active Operation

Under **forward BE bias** current flow into base and out of emitter Current flow is governed by the diode equation Carriers in emitter are electrons (majority carriers) When electrons pass into the base they become minority carriers Quickly recombine with holes to create holes in base region Dominant current flow in base is holes (majority carriers)

Consider npn transistor – Forward Active Operation

Under forward BE bias and reverse BC bias current flows into base **region**

Carriers in emitter are electrons (majority carriers)

When electrons pass into the base they become minority carriers

When minority carriers are present in the base they can be attracted to collector

Consider npn transistor – Forward Active Operation

If no force on electron is applied by collector, electron will contribute to base current

Consider npn transistor – Forward Active Operation

If no force on electron is applied by collector, electron will contribute to base current Electron will recombine with a hole so dominant current flow in base will be by majority carriers

Consider npn transistor – Forward Active Operation

When minority carriers are present in the base they can be attracted to collector with reverse-bias of BC junction and can move across BC junction

Consider npn transistor – Forward Active Operation

When minority carriers are present in the base they can be attracted to collector with reverse-bias of BC junction and can move across BC junction

Will contribute to collector current flow as majority carriers

Some will recombine with holes and contribute to base current and some will be attracted across BC junction and contribute to collector

Size and thickness of base region and relative doping levels will play key role in percent of minority carriers injected into base contributing to collector current

Under forward BE bias and reverse BC bias current flows into base **region**

Carriers in emitter are electrons (majority carriers)

When electrons pass into the base they become minority carriers

When minority carriers are present in the base they can be attracted to collector

Minority carriers either recombine with holes and contribute to base current or are attracted into collector region and contribute to collector current

Minority carriers either recombine with holes and contribute to base current or are attracted into collector region and contribute to collector current

If most of the minority carriers are attracted to collector, $\left|\mathsf{I}_{\mathrm{c}}\right| \simeq \left|\mathsf{I}_{\mathrm{E}}\right|$ Thus I_B < I_C

Implications of this observation?

If input to device is I_B and output is I_C , the BJT will behave as a current amplifier with large current gain !! This was the key observation by Bell Labs in 1948 !!

Under forward BE bias and reverse BC bias current flows into base **region**

- Efficiency at which minority carriers injected into base region and contribute to collector current is termed α
- \cdot α is always less than 1 but for a good transistor, it is very close to 1
- For good transistors $.99 < \alpha < .999$
- Making the base region very thin makes α large

- principle of operation of pnp and npn transistors are the same
- minority carriers in base of pnp are holes
- npn usually have modestly superior properties because mobility of electrons is larger than mobility of holes

In contrast to MOS devices where current flow in channel is by majority carriers, current flow in the critical base region of bipolar transistors is by minority carriers

often 50<β<999

β is typically very large

Bipolar transistor can be thought of as current amplifier with a large current gain In contrast, MOS transistor is inherently a tramsconductance amplifier Current flow in base is governed by the diode equation t BE V V I $_{\mathsf{B}}=I_{\overline{S}}\mathsf{e}% _{\overline{S}}\mathsf{e}_{\overline{S}}\left(\mathsf{e}\right)$ $= \widetilde{I}$, BE V

t

V

 $_{\rm C}$ $=$ $\beta\!I_{\rm S}$ e $= \beta \widetilde{I}$

Collector current thus varies exponentially with V_{BF}

- The BJT I/O relationship is exponential in contrast to square-law for MOSFET
- Provides a very large "gain" for the BJT (assuming input is voltage and output is current)
- This property is very useful for many applications

Bipolar Models

Simple dc Model

Following convention, pick I_c and I_B as dependent variables and V_{BE} and V_{CE} as independent variables

Consider npn transistor – Forward Active Operation

Summary:

This has the properties we are looking for but the variables we used in introducing these relationships are not standard

It can be shown that $\,\widetilde{I}_S\,$ is proportional to the emitter area A_E

Define $\bm{\mathsf{J}}_{\mathsf{S}}$ by $\widetilde{\bm{I}}_{S} = \beta^{-1} \bm{\mathsf{J}}_{\mathsf{S}} \bm{\mathsf{A}}_{\mathsf{E}}$ and substitute this into the above equations

t B E V V I $_{\mathsf{B}}=I_{\overline{S}}\mathsf{e}% _{\overline{S}}\mathsf{e}_{\overline{S}}\left(\mathsf{e}\right)$ $= \widetilde{I}$ t B E V V I $_{\rm C}$ = $\beta\! I_{_S}$ e $=$ $R\widetilde{I}$ $= \beta I$ q $\bm{\mathsf{V}}_{\mathrm{t}} = \frac{\mathsf{KT}}{\epsilon}$ $=$ $\frac{1}{100}$ k/q=8.62x10⁻⁵ t B E V V S' `E B e β $J_{\circ}A$ $I_{\circ} =$ t B E V V C = $= \mathsf{J}_\mathsf{S}$ A_E e $V_t = \frac{kT}{T}$ q **npn transistor – Forward Active Operation**

Standard Notation : β moved to I_C equation

 J_S is termed the saturation current density

Process Parameters : J_s,β

Design Parameters: A_{F}

Environmental parameters and physical constants: k,T,q

At room temperature, V_t is around 26mV

 J_S very small – around .25fA/u² at room temperature

npn transistor – Forward Active Operation

As with the diode, the parameter J_s is highly temperature dependent

q

$$
\mathbf{J}_{s} = \mathbf{J}_{sx} \left[\mathbf{T}^{m} \mathbf{e}^{\frac{-V_{\text{eq}}}{V_{t}}} \right]
$$

Typical values for parameters: J_{SX} =20mA/ μ^2 , V_{G0}=1.17V, m=2.3

The parameter β is also somewhat temperature dependent but much weaker temperature dependence than J_{SX} .

Transfer Characteristics

npn transistor – Forward Active Operation

 J_S =.25fA/u² $A_{\rm E}$ =400u²

 V_{BF} close to 0.6V for a two decade change in I_{C} around 1mA

Transfer Characteristics

npn transistor – Forward Active Operation

 J_S =.25fA/u² $A_{\rm E}$ =400u²

 V_{BF} close to 0.6V for a four decade change in I_{C} around 1mA

npn transistor – Forward Active Operation

Output Characteristics

Better Model of Output Characteristics

Typical Output Characteristics

Forward Active region of BJT is analogous to Saturation region of MOSFET Saturation region of BJT is analogous to Triode region of MOSFET

Stay Safe and Stay Healthy !

End of Lecture 19